















root_bit



1




6



1




l_eq_zero



Reg_Rf




Op



16






16




Reg_Ra



16



1






Resp_More_Eq_Op



root_bit



1




6



1




l_eq_zero



Reg_Rf




Op



16






16




Reg_Ra



16




1



Resp_More_Eq_Op

A



16



